

IJESRT

ISSN: 2277-9655 Impact Factor: 4.116 CODEN: IJESS7

INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY

IMPLEMENTATION OF POWER EFFICIENT PROGRAMMABLE PRPG USING BS-LFSR BASED ON BIST

S. Sajida*, C. Ravi Shankar Reddy

* PG Scholar, Dept. of ECE, JNTUCEA, Anantapur, Andhra Pradesh, India Lecturer, Dept. of ECE, JNTUCEA, Anantapur, Andhra Pradesh, India

DOI: 10.5281/zenodo.163302

ABSTRACT

This paper describes a low-power programmable generator with bit swapping technique which is capable of producing pseudorandom test patterns with toggle selection(TOSE), enhanced fault coverage and power optimization compared to present BIST with normal LFSR based Pseudorandom pattern generator. It consists of a BS-LFSR driving a phase shifter with features like producing binary sequences with TOSE activity. A method is introduced to automatically select different controls of the generator for easy and precise tuning. Same technique is used to deterministically guide the generator towards test sequences with improved fault coverage to pattern count ratio. This paper proposes a LP test compression method that allows the power envelope to be predictable, flexible and accurate using TOSE based LBIST. The proposed hybrid scheme efficiently combines test compression with LBIST, where both techniques work to deliver high quality test.

KEYWORDS: Linear feedback shift register (LFSR), Built-in-self-test (BIST), low-power (LP) test, Toggle selection(TOSE).

INTRODUCTION

Today's electronics revolution is driven by market demands to provide better, cheaper, smaller and faster products while meeting users quality demands. Meeting these quality requirements necessitates performing adequate test and diagnosis procedures. Ensuring reliable and high quality microelectronics products has always been the primary objective of semiconductor test from years. However, conditions and the corresponding solutions undergo a significant evolution characterized by next technology nodes for example 3-D, design characteristics, and design processes, to name just a few key factors. New types of defects and patterns inevitably raise the questions of how sustainable the current test schemes are and what matching design-for-test (DFT) methods may soon be needed. For example, it is not clear whether test data compression the very successful and industry-proven DFT methodology of the last decade will be capable to encounter through the rapid rate of technological changes and the resultant test challenges. In recent times, logic built-in self-test (LBIST) is in use with test compression which was developed for system, board and infield test. This hybrid approach allows LBIST to combat with the best manufacturing test techniques by providing the abilities to run at-speed power aware tests and to reduce the test cost while preserving or augmenting all LBIST and scan compression advantages.

LITERATURE SURVEY

LBIST and test compression together has been made a vital research and development area to overcome the obstruction of test data bandwidth between tester and the chip. Other hybrid BIST schemes store deterministic patterns used to detect faults in a compressed form and use hardware to decompress them. In the paper [3], it is stated that as LBIT alone is not sufficient for the fault coverage an additional top up of deterministic test patterns are added for external tester. The combination of LBIST and deterministic ATPG is addressed which forms hybrid test patterns. These patterns can be generated using STUMPS architecture. They reduce external data tester memory and also number of pseudorandom patterns. But it has huge hardware circuitry for that consumes more area. This method also needs initial pattern storage which might not be efficient in general cases.

An ATPG to minimize ATE storage requirements and bandwidth between in [4][12]. Dynamic Compaction and allowing constraints on inputs of circuits can achieve tailored deterministic test patterns. A partially rotational scan



ISSN: 2277-9655 Impact Factor: 4.116 CODEN: IJESS7

register is used in [5] for the n-detection of BIST so that unmodeled faults are detected. For selecting test patterns from ATPG a procedure is presented which reduces number of input vectors from external tester.

New programmable deterministic BIST method is developed to lower storage of deterministic patterns than previous methods and increase flexibility of internal and external test. In LFSR seed more care bits can be encoded as the information is stored using compression and decompression in memory as in [6].

LFSR reseeding is an effective methodology for lessening test storage. The encoding plan in [7] gives an approach to diminish the test power for LFSR[11] reseeding while as yet protecting or notwithstanding enhancing the pressure that is accomplished. The square size can be effectively conformed to tradeoff test-power lessening versus equipment overhead. The proposed plan can be utilized as a part of either a BIST situation or in test pressure plans in view of LFSR reseeding to fulfill power imperatives.

Due to high data switching in scan based test may consume more power. Full toggle scan patterns might also draw more power over mission mode. High power consumption may result in voltage noise, power droop or excessive peak power over multiple cycles which inturn leads to device damage, reduced chip reliability, short product lifetime or malfunction of the device etc.

For power reduction BIST is specifically proposed to keep power under the threshold. The test power can be reduced by preventing the transition of data at memory elements during scan shift[10]. Test patterns generated by LFSR can be masked by a test vector inhibiting scheme as not all produced lengthy vectors detect faults. So such tests are eliminated to reduce switching activity with no impact on fault coverage. [8]

A new dimension to power aware BIST was added by low transition test pattern generators. For example, a device in consists of LFSR to feed scan chains through biasing logic and T-type flip flops. These flip flops hold the previous values until their input is asserted, the same value is scanned repeatedly until the output of biasing logic becomes 1[9]. The combination of low transition generator with three weighted pseudorandom pattern generator also reduces BIST switching activity.

The BIST power consumption easily exceeds maximum rating when tested at speed, scan patterns are shifted at a programmable low speed, but only last few cycles and the capture cycle are applied at the maximum frequency. LP test compression schemes adapt to LFSR reseeding to reduce number of transitions by reducing scan-in transitions as the low fill rates deliver identical test data scan chains.

The number of transitions at the input of CUT is reduced by 25% by using bit-swapping LFSR as presented in [2]. This BS-LFSR is found to be capable of optimising power up to 63% during test. So after going through these possibilities here in our project we have integrated BS-LFSR in [2] with the Fully operating PRESTO generator which is designed from the basic architecture of PRESTO in [1]. As the switching activity is controlled by toggle selection (TOSE) technique, by embedding bit swapping concept power is further optimised at a far better level.

PROJECT DESCRIPTION

Generally to test any circuit, test patterns are generated and are fed to the circuit-under-test. Here also we generate pseudorandom test patterns by using a linear feedback shift register and are applied to the circuit of interest. The nature of the test vector generator directly influences the tests pattern to fault coverage ratio. So, it is very important to choose apt test pattern generator. In most of the cases, LFSR is used as a pattern generator and we have also chosen it here. Test vectors produced by LFSR are directly not applied to CUT. They are processed or modified accordingly, so that non - repetitive patterns are being fed to test CUT for least possible switching activity. The necessity of the proper choice of an LFSR is shown here, by designing a BIST for the ISCAS benchmarks as the complexity of VLSI circuits is constantly increasing, so there is a need to use built-in self-test (BIST).Hence for more power optimization we use Bit Swapping LFSR here. Built-in self-test enables the chip to test tiself and evaluate the response of circuit. Thus, the very complex and expensive external ATE (Automatic Test Equipment) can be omitted completely and its complexity can be significantly reduced.

A. BASIC ARCHITECTURE

The basic architecture of a preselected toggling generator consists of an n-bit PRPG feeding scan chains connected with a phase shifter forms a kernel of the generator producing the pseudorandom test patterns. A linear feedback shift register or a ring generator can used to implement a PRPG. And n hold latches are placed between the PRPG

http://www.ijesrt.com



ISSN: 2277-9655 Impact Factor: 4.116 CODEN: IJESS7

that is LFSR and the phase shifter. Each hold latch is individually controlled with the corresponding stage of an n-bit toggle control register.

As long as its enable input is high, the latch enters into toggle mode and it is transparent for data fed from PRPG to the phase shifter. When the latch is disabled or low, it captures and saves, the corresponding bit of PRPG for a number of clock cycle feeding the phase shifter and the same scan chains with a constant value. It will now be in the hold mode. XORed outputs of three different hold latches are given to the phase shifter and the output is NOTed. Therefore, all scan chains remain in low-power mode only when disabled hold latches drive the corresponding phase shifter output the toggle control register controls the hold latches. It comprises of 0s and 1s, where 1 indicate latch is in the toggle mode then transparent for data arriving from the PRPG. Their fractions determine the scan switching activity.



Fig 1: Basic architecture of a PRESTO generator.

Here we use 8-bit LFSR with shift register and toggle control register. The switching will be fed with a 4-bit input. The control register is loaded once per pattern with the data of an additional shift register. The enable signals inserted into the shift register are produced in a probabilistic fashion by using the original PRPG with a set of weights that can be programmed. The weights are determined by one among four AND gates produce 1s with probabilities 0.5, 0.25, 0.125, and 0.0625, respectively. The OR gate allow choosing probability above powers of 2. A 4-bit switching register is employed to activate AND gates, and allow us to select user-defined level of switching activity. If the phase shifter structure is known then the expected toggling ratio is achieved.

When the switching input is given as 0110, then the LFSR out will be a 8-bit data 11100010. Four AND gates will emit 0100 respectively. That means second AND gate is triggered and only 25% of hold latches will be activated as its probability is 0.25, remaining will be disabled. Among eight hold latches H1 will be active and other are not. By XORing the outputs of laches properly, the phase shifter output will be for given data 11000000. Additional 4-input NOR gate at switching register detects the switching input 0000, which is used to switch off the Low power functionality of the generator. It is worth noting when it is working in the weighted random mode; the switching level selector maintains statistically stable content of the control register that is the amount of 1s carried. This results the same fraction of scan chains to stay in the LP mode, though a set of actual low toggling

http://www.ijesrt.com



chains keep changing from one test pattern to another. It corresponds to the certain level of toggling in those scan chains. The available toggling granularity renders this solution not suitable as it is too rough.

B. ARCHITECTURE OF MODIFIED LFSR

Below figure shows the implementation of general architecture of Bit Swapping LFSR, which reduces the average and weighted switching activity during test operation that reduces number of transitions. Design of Bit Swapping LFSR is based on the captions which are used to describe the Transition activity in Bit Swapping LFSR. We can easily define the process of switching and transition of bits that take place in pattern generation. This description will give surprisingly good results in order to optimize power. For the test-per clock and test-per-scan we have different lemmas. There are several techniques to reduced power consumption.

There is direct technique, if we used reduced frequency during testing it will reduced power dissipation. In this direct technique there is no requirement of extra hardware. Second direct technique to reduced power consumption is to apply appropriate testing planning by doing portioning of CUT into block. These direct techniques increase the timing of testing and are not applicable for reduction peak power. In contrast to the other techniques Bit-Swapping LFSR reduce average and peak power dissipated by CUT. Here we have used 8-bit BS-LFSR which consists of eight D flip-flops, two MUX's and an XOR gate.



Fig 2. Architecture of bit swapping LFSR

Observation of BS-LFSR: Bit-Swapping LFSR is based on some observations depending upon number of transition produced by LFSR at the output. In modified form of normal LFSR; we have used swapping property between every pair of adjacent cells of normal LFSR for designing Bit-Swapping LFSR. General observation for LFSR, For any n-bit maximum length LFSR that starts with any seed and runs for 2n clock cycles until it returns to the starting seed value, then the total number of transitions T total that occurs is given by the equation T total = $n \times 2$ (n-1).For swapping Bits in BS-LFSR; If we take any n-bit maximal length LFSR where n is greater than 2 and LFSR is modified with swapping arrangement, we consider one of its outputs 0th i.e. first bit is the selection line that will swap two neighboring bits elsewhere in the LFSR at specific value of selection line. If we set the value of selection line at n for swapping then 0th is odd and bit n =0, bit 7 will be swapped with bit 6, bit 6 with bit 5...bit n-1 with bit n-2. In all cases the selection line has no effect on swapping arrangement will save a number of transition equal to T Saved = 2(n-2). In contrast, general observation two bits (un-swapped bits) originally produced $2 \times 2(n-1)$ so after swapping the swap bit will therefore save TSaved = 2(n-2)/(2x 2(n-1) = 25%.

PROPOSED TOSE GENERATOR WITH BS-LFSR

For the generation of more flexible test patterns we add few blocks to the basic architecture of TOSE generator so that less toggling and low power consumption is achieved. By preserving the operational principles of the basic



ISSN: 2277-9655 Impact Factor: 4.116 CODEN: IJESS7

architecture, proposed architecture uses bit swapping linear feedback shift register and splits up the shifting period of each and every test pattern into a sequence of alternating hold and toggle intervals. To operate the generator back and forth between the two states, a T-type flip-flop is used that switches when there is 1 on its data input. If T-flip flop is set to 0, the generator enters into hold mode with all latches temporarily disabled irrespective of the content of control register. This can be achieved by placing AND gates onto the control register outputs to freeze all phase shifter inputs. This property is critical in System on Chip design where only a single scan chain crosses a given core, and its abnormal toggling will cause unacceptable heat dissipation locally that is only reduced by temporary hold periods.

If the T flip-flop is in the toggle period, then the enabled latches will be able to pass test data through control register from the PRPG to the scan chains. Two additional 4-bit Hold and Toggle registers are used to determine how long the generator remains either in the hold mode or in the toggle mode, respectively. For terminating either mode, the T flip-flop input should be 1. Then weighted pseudorandom signals are produced in a similar fashion to the weighted logic which is used to feed the shift register.

Four 2-input multiplexers routing data from the Toggle and Hold registers are also controlled by T-flip flop. It allows the user to select a source to control data that can be used in the next cycle for changing the operational mode of the generator .For example, when it is in the toggle mode, the input multiplexers observe the Toggle control register (TCR) if the weighted logic output is 1, then flip-flop toggles as a result all hold latches freeze in the previous state. They will remain in this state until the weighted logic output will change to 1. The random occurrence of this event is related to the content of the Hold register that determines when to terminate the hold mode.



Fig 3. Architecture of TOSE Generator using BS-LFSR.

This fully operational version of the TOSE generator using BS-LFSR reduces power consumption with less switching activity and enhanced fault coverage.



[Sajida* *et al.*, 5(10): October, 2016]

ICTM Value: 3.00

ISSN: 2277-9655 Impact Factor: 4.116 CODEN: IJESS7

In the next section too test circuits; we have used standard benchmark circuits as circuit under test. ISACS benchmark circuits are used for the analysis of fault coverage and power consumption The ISCAS'89 benchmarks are a set of 31 digital sequential circuits. These benchmark circuits were distributed on tape to participants of the Special Session on Sequential Test Generation. Among 31 circuits we took three s27, s208 and s298. "s" denotes synchronous sequential circuit and the number represent the number of incorrect lines in the circuit primitives.s208 is a frequency divider circuit with 11 primary inputs and 2 primary outputs . Whereas s298 is a traffic light controller circuit with3 inputs, 6 outputs and 133 gates.

RESULTS

Basic_Arch: When inputs are clk= clk, rst=1 and switch_ip=0110,after it is run for once or twice, the reset value should be forced to rst=0. Then the LFSR generates the pattern lfsr_op=10111111 which is fed to the phase shifter based on the activity of hold latches in the path. The TCR and shift register produce tog_op=00000010 and shf_op=00000001 respectively. The phase shifter xor's the inputs from the latches and finally gives the output as ph_shf_op=000000111. The output waveform is shown in the Fig.4



Fig 4: Simulation results of Basic Architecture of existing model

Existing on s27: When inputs are clk= clk ,rst=1 and switch_ip=0010,after it is run for once or twice ,the reset value should be forced to rst=0. Then the LFSR generates the pattern lfsr_op=10101010 which is fed to the phase shifter based on the activity of hold latches in the path. The TCR and shift register produce tog_op=00000000 and shf_op=00000000 respectively. The phase shifter xor's the inputs from the latches and gives the output as ph_shf_op=000000000. This output vector is fed to the s27 benchmark circuit.For the non-faulty s27 benchmark the output is generated as s_op1=100.We have induced a fault at a node in s27 circuit to test the working of basic architecture, then s_op2=001 is obtained as output. The output waveform is shown in the Fig.5



ISSN: 2277-9655 Impact Factor: 4.116 CODEN: IJESS7



Fig 5: Simulation results of existing model tested over s27 benchmark circuit

	Permit	12													
-	(final/ref	0											ا کار		
	rtradition Produktion Produktionettin ge Stradiktionettin ge Stradiktionetti Produktionetti Produktionetti Produktionetti Produktionetti Produktionetti Produktionetti Produktionetti Produktionetti Produktionetti Produktionetti Produktionetti Produktionetti Produktionetti Produktionetti Produktionetti Produktionetti	4 0 01300 10001 2 10001 2 000 000 10001 100010 100000 100000 10000 10000 10000 10000 100000 1000000	0132 0101 0201 00000000 0000 0001 0001 0	21(5151000	110000051 0330 0111 033001110	213000000 8511 0.35 59911101	2111.00000]00333030	3000 (0000) 3010 3011 30110 (000)	20001101 2000 2001 211101001	10 00010 1 01 100 10 1 01 100 10	11:00:10 10 2010 2013 2013 100:100	1.0 1000 i.i. 2013 . 2010 20100 1001 1	3516 3511 7105105(1	Do 100 101	
a support of the support	Amarban Maarban Amarban Amarban Amarban Amarban Amarban Amarban Amarban Amarban Amarban Amarban Amarban Amarban														
14	- Gasor L	2400 m	700.ms							1450 m	1900 те				

Fig 6: Simulation results of proposed architecture with BS-LFSR tested over s27 benchmark circuit

Proposed Arch with BS-LFSR On s27: When inputs are clk= clk ,rst=1,switch_ip=0110,toggle_ip=0101 and hold_ip=1001,after it is run for once or twice ,the reset value should be forced to rst=0. Then the LFSR generates the pattern lfsr_op=11011010 which is fed to the phase shifter based on the activity of hold latches in the path. The phase shifter xor's the inputs from the latches and gives the output as $ph_shf_op=10100010$. This output vector is fed to the s27 benchmark circuit. For the non-faulty s27 benchmark the output is generated as $s_op1=000$. We have induced a fault at a node in s27 circuit to test the working of basic architecture, then $s_op2=001$ is obtained as output. The output waveform is shown in the Fig.6. Here we can observe the bit swapping lfsr generates patterns with only one bit change between every adjacent pattern so due to this switching activity of the circuit becomes less as compared to the normal LFSR pattern generation in the random fashion. Hence, this will reduce power consumption of the entire circuit.

The efficiency of our work is analysed used s27,s208 and s298 benchmark circuit of ISACS'89 family. Modelsim and Xilinx are the tools used for simulation and interpretation.



ISSN: 2277-9655 Impact Factor: 4.116 **CODEN: IJESS7**

Design and Power summary Reports: For Normal LFSR:

Date: Different Systeme Systeme State: Date: Date: Different Systeme Systeme Systeme Different Systeme Differe	Date: Different Systems Typerent State: Proof and Finded Bit Press Surrenty Surrenty Surrenty Noted in Name: Find Surrenty Bit Press Surrenty Surenty Surenty S	alar X	T FPGA Design Summary *		527-630	Project Statue		
No.5100 Sorres Sorres No.5101 Sorres Models Name: Ind Emerge Models Name: No.5101 Sorres Sorres Sorres Sorres Sorres Sorres Models Name: Ind Emerge Models Name: No.5101 Sorres Sorres Sorres Sorres Sorres Models Name: Ind Emerge Models Name: No.5101 Sorres Sorres Sorres Sorres Sorres Sorres Models Name: No.51132092015 Sorres Sorres Sorres Sorres Sorres Sorres Sorres Sorres Sorres Models Name: Sorres Models Name: Sorres	Burlow Burl	uces for Synthesis Implementation	Design Overview	Project File:	a27-esta inte	Current State:	Placed and Re	uted
Definition of the second	Constant Programmer Constants Constant Programmer Constants Constants	California da Ca	Durmary	Module Name:	final	+ Errora	No Eron	0.440
Industry Industry Industry Image diversion Im	Bind of the state of the s	E N.H.Ind. of feat year	CE Propeties	Target Device:	x12600e-81g676	+ Warnings:	4 Warming	
Cooles Region Sources	Control Contro Control Control	Sphase at -bet for phase at shall	Contract Second	Product Version	SE.13	· Updated:	Wed Jun 2911	1.12.09.2016
Close Secure at Warray Code New Summer Number of Summer Code New Summer Number of Summer Code New Summer <td>Course Denice Utilization Denice Utilization Denice Utilization Denice Utilization Add Entry Succe Tradi Messager That Mes</td> <td></td> <td>Clock Report</td> <td>120000000000000000000000000000000000000</td> <td>137010</td> <td></td> <td>1.00000000000</td> <td></td>	Course Denice Utilization Denice Utilization Denice Utilization Denice Utilization Add Entry Succe Tradi Messager That Mes		Clock Report	120000000000000000000000000000000000000	137010		1.00000000000	
Image: Second	Image: Second	Dauces au Snamhata Dite + +	C Entre and Wernings		Device UK	Ization Summary		
Add Scamp Source Inter continue Recorpts Inter continue Recorpts Inter continue Recorpts Add Scamp Source Inter continue Recorpts Inter continue Recorpts Inter continue Recorpts Descript Mains Inter continue Recorpts Inter continue Recorpts Inter continue Recorpts Descript Mains Inter continue Recorpts Inter continue Recorpts Inter continue Recorpts Descript Mains Inter continue Recorpts Inter continue Recorpts Inter continue Recorpts Descript Mains Inter continue Recorpts Inter continue Recorpts Inter continue Recorpts Descript Mains Inter continue Recorpts Inter continue Recorpts Inter continue Recorpts Descript Mains Inter continue Recorpts Inter continue Recorpts Inter continue Recorpts Descript Mains Inter continue Recorpts Inter continue Recorpts Inter continue Recorpts Descript Mains Inter continue Recorpts Inter continue Recorpts Inter continue Recorpts Descript Mains Inter continue Recorpts Inter continue Recorpts Inter continue Recorpts Descript Mains Inter continue Recorpts Inter continue Recorpts Inter conting Recorpts Descript Mains	Add Scatting Source Total Humber Sice Register: 11 11.124 15. Add Scatting Source Way Messager May Messager 20 10 11.124 15. Code Men Source Plane and Scale Messager Plane Messager 20 10 11.124 15. Design Milling Plane Messager Plane Messager 8 10 11. 11.124 15. Design Milling Plane Messager Plane Messager 8 10. 11. 11.124 15. Design Milling Plane Messager Plane Messager 8 11. 11.124 11. Design Milling Plane Messager Plane Messager 8 11. 11.124 11. Design Milling Plane Messager Plane Messager 11.124 11. 11.124 11.124 11. Design Milling Plane Messager Plane Messager 11.124 11. 11.124 11.124 11.124 11.124 11.124 11.124 11.124 11.124 11.124 11.124 11.124 11.124 11.124 11.124 11.124 11.124 <t< td=""><td></td><td>Synthesis Messages</td><td>Segic Utilization</td><td>Used</td><td>Available</td><td>Utilization</td><td>Note(s)</td></t<>		Synthesis Messages	Segic Utilization	Used	Available	Utilization	Note(s)
Add Exting Source Way Messager Add Exting Source Draw and Finde Messager Deep Design Source Draw and Finde Messager Design Oblins Design Oblins Desen Encon Design Oblins	Add Exting Succes Map Manager Map Manager Add Exting Succes Throng Menager Map Manager Desk Name Throng Menager Marker and Nach Menager Data Data Marker and Nach Menager Marker used in Litchen S Desk Name Marker and Nach Menager Marker used in Litchen S Desk Name Marker and Nach Menager Marker used in Litchen S Desk Name Marker and Nach Menager Marker used in Litchen S Desk Name Marker and Nach Menager Marker of Scott Marker of Scott Schwarzer S Menager Marker Mapa Marker of Scott Schwarzer Marker of Scott Schwarzer S Marker of Scott Schwarzer Marker of Scott Schwarzer Menager Marker Desk Name Str	terre and the second se	Translation Ressages	Total Number Silca Registers	21	13.824	15	10010-000
And Stating Social In Next all Social Soci	Image: Source Source Image: Source	CHEME CONTRACTOR	Map Messager	Number used as Ro Ropo	23			
Image: New Service New Service New Service New Service New Service New Service New Servic	Wer Very Synnay Byn Khanger Wer Very Synnay A Curvet Neuroger Wer Very Synnay Prove Neurof Properties Wer Very Synnay Prove Neurof Properties D Order Synnay Prove Neurof Properties D Order Synnay Datalies Internet Meanager D Order Synnay Datalies Internet Meanager D Datalies Internet Meanager Prove Neurof October D Prove Neurof Neurof Datalies Datalies Internet Meanager D Prove Neurof Neurof D	Cauta New Tourna	These are readed in the second	Number used as Latches	8			
Design Using D	Disign Ollies All Current Nessages Code Databation Code Databation Disign Ollies Decision Officer Decision Officer 10 Disconservices Disconservice of Properties Disconservice of Properties 11 Disconservices Disconservice of Properties Disconservice of Properties 11 15 Disconservices Disconservice of Properties Disconservice of Properties Disconservice of Properties 11 4 255 Disconservices Disconservices 1 1 4 255 Disconservices Disconservices 0 1 4 255 Disconservices Disen Constrating Disconservices 2280 </td <td>T Vey Design Sutman</td> <td>- D Burn Measure</td> <td>Number of 4 reput 107%</td> <td>5</td> <td>13,824;</td> <td>11.</td> <td></td>	T Vey Design Sutman	- D Burn Measure	Number of 4 reput 107%	5	13,824;	11.	
I User Candwells	Iter Candwards Consect Synthese Root Iterating Synthese Root <t< td=""><td>Dealgr Utilities</td><td rowspan="4">A Current Nessages Consider Popots Prant Properties</td><td>Logic Databution</td><td></td><td></td><td></td><td></td></t<>	Dealgr Utilities	A Current Nessages Consider Popots Prant Properties	Logic Databution				
Image: Specify	Q Systematics AST Image: Astronomy of the systematic flags 33 33 000% Image: Astronomy of the systematic flags Image: Astronomy of the systematic flags 11	🔰 User Caristmenta		Number of occupied Slove	11	6.312	15	
Vex Firstein Boot Vex Firstein Boot Vex Firstein Boot Vex Firstein Boot Vex Firstein Structure Vex Firstein Structure Oxed Structure (Deep Summe) Deels Freemand Message Reing Deels Freemand Message Structure (Cost Structure Structure (Cost Structure Structure (Cost Structure) Structure) Structure (Cost Structure) Structure (Cost Structure)	Image: Source Synthese Root Prace Properties Image: Source Synthese Root Prace Properties Image: Source Synthese Root Prace Reports Image: Source Synthese Source Image: Source Source Image: Source Source Image: So	C Syntresse - XST		Number of Sloss contering only related logi	c 33	33	900%	
Image: Second System and Comparison of Co	Marker of L Schwarz Display formula:	Vev Synthesis Report		Number of Sices containing unvelated logic	0	33	65	
Image: Construction of the second loss of the second	Image: Construction of the second flow Synthese Seculation Image: Construction of the second flow Synthese Second flow Synthese Second flow Synthese Second flow Second flow Synthese Second flow Second f	Mary Pull. Schematic	Englise Englise Englise Englise Measures Etheres	Total Number of 4 input LUTs	5	11.024	15	
Image: Constraint Processing Structures Image: Summary Contents Image: Summary Contents Image: Contents Image: Summary Contents Image: Summary Contents <td< td=""><td>Image: Second Prior Synthesis Enclation Finances Charge Summity Carteries Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesynthesis Enclation <t< td=""><td>Check Serias</td><td>Dipley Foremental Meanages</td><td>Number of bonded COM</td><td>6</td><td>510</td><td>85.</td><td></td></t<></td></td<>	Image: Second Prior Synthesis Enclation Finances Charge Summity Carteries Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesis Enclation Image: Prior Synthesynthesis Enclation <t< td=""><td>Check Serias</td><td>Dipley Foremental Meanages</td><td>Number of bonded COM</td><td>6</td><td>510</td><td>85.</td><td></td></t<>	Check Serias	Dipley Foremental Meanages	Number of bonded COM	6	510	85.	
Constraints Programming Re Constraints Constraint Constraints	Implement Design If Show Brow Number of SCUROBs 1 4 25% Implement Design Implement Design Implement Design 1 4 25% Implement Design Implement Design Implement Design 1 4 25% Implement Design Implement Design Implement Design 458 1 4 25% Implement Design Implement Design Implement Design 458 1 4 25% Implement Design Implement Design Implement Design 458 1 4 25% Implement Design Implement Design Implement Design 458 1 4 25% Implement Design Implement Design Implement Design 458 1 4 25%	E 🚺 Generate Fost Synthese Simulation	Enhanced Deagn Summery Contenta	Number of OCLXs	t .	-94 -	255	
Consister Programmy Re Different and Constantia Brever Classic Report Additional JTAG gate count for Kings Additional JTAG gate count for Kings Additional JTAG gate count for Kings Performance Streamony	Generate Programmy He	Co Inglement Design	Show Brow Show Mannings Show Raining Constraints	Number of GCURIOBs	t .	.4	25%	
Shew Cool: Report Additional JTAG gate count for UBs 2,236 Professance Summary	Show Occir Report Photo Occir Tag gate count for IDEs 2,218	Generate Programming File		Total equivalent gate court for desig	n 434		1997	
e Présente Sama	All second		Stree Oosk Repet	Additional JTAG gate count for 408s	2,228			
Performance Summer		······································		And the second s				
	Perturnance Summer	Part and a second s			Perform	ince Summary		
L Design Sunningy D Synthesis Report	L Design Survivary D Systems Reput	, Poossai	😰 Design Summary 📄 Synthese Rep					

Voltage (V) Current da Power (aW	Person summary:	I(m3)	P(mW)
cant 1.5	Total estimated power communition:	a service	139
unspect 1500 27.00			
3.1 3.1 3.06 3.06	Vorint L80V:	74	133
espect 2.00 6.60	Vcco33 3.30V:	2	7
d Powe 13923			
y Capacity (mA Hours) 0.00	Clockst	50	90
y Life Oftami 0:00	Inputs:	8	15
	Logici	0	0
	Outputs:		
	Veca33	0	0
	Signals:	0	0
mary Priver & Caneel & Theme			
	Quiescent Vocint 1.80V:	15	27
A.	Quiescent Vecu33 3.30V:	1	1
Typen Gooks Typen Gooks Gooks Cope Cope			
+ Outputer	Thermal summary:		
Proof Views	Estimated junction temperature:		27C
Power Report (HTML)	Anbient temp:		25C
Power Report	Case temp:		27C
	Theta J-A:		17C/W



ISSN: 2277-9655 Impact Factor: 4.116 CODEN: IJESS7

For Proposed method with BS-LFSR:

LA RING R DIS	TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT	(11) 121 WO CH (00 CH (10) 11)		30			
	10 FPGA Design Summary		press.	niert Status			
tess,/implementation	C Design Overview	Presect File:	s27.m	Gareret State	i Raced and	Routed	
	(2) Summary	Module Name	fort	+ Emma	No Error		
Ng676 Line Americana	CB Properties	Taxant Device	xx2x500e-78x525	+ Wantoon	23 Warring		
ah -hali farihima ah shift	Constraints	Product Version	ISE 8.1	• Upstatest	5# 22 Oct 15 21 58 2016		
ar and a frame armed	Clock Report			and the second	1 Mar 201 (102		
Standets Pill +	C Eros and Warwigs	- 12	Devece Unit	ination Summery			
	Synthesis Messages	Logic Utilization	Used	Available	Utilization	Note(s)	
	Translation Mescages	Number of Sice Rp Flags	9	13,824	15.		
an à Ban da	Co Bara and Sin to Manager	Number of 4 input LUTs	10	13.824	12		
Place & Route Report	(2) Timing Massager	Logic Distribution					
Clock Region Report	- Calificante Materiaguna	Number of occupied Silces	13	6,912	13		
Asynchronous Delay Repor	Al Current Messages	Number of Sices containing only related log	pa 13	13	100%		
Pad Repot	C Detailed Reports	Number of Sces containing unrelated logic	0	13	-0°L		
Guide Results Report	Print Proster	Total Number 4 Input LUTa	12	13,824	15		
Conente Post Place & Bru	R Enable Enhanced Design Summery	Number used as logic	10				
Vew/Edt Placed Design (F =	Enable Message Filtering	Number used as a mule-time	2				
Veve/Edit Routed Design (El Daplay Incremental Messages	Number of bonded 102m	10	510	12		
Analyse Press Normal	D Shew Bros	Number of GCLRs	1	4	251		
Gersenate Power Data	Show Warnings	Number of GCLKIOBs	or the second	4	251		
Generate Post-Place & Rou	Show Pating Constraints Show Oack Resort	Total equivalent gate count for desig	on 132				
Brote recentrate Dar Laurebay	La son dece report	Addtental JTAG gate count for IOBs	528				
1000 C							
	30 Design Summary						
-Penalstars Nosr-Ats	ics a sours static timing. c	conditioned and consistently.					
e Dational	9 V 3 7		a a 🔋			• • • • •	
-Tinet Movel View Tools Window H	100 📢 🕄 🗄		e a ;			• • • • • •	
-Jinathörd] View Toole Window H • • • • • • • • • • • • • • • • • • •			2 6 3			* ¥ 4 22	
- Tinak Montel - Tinak Montel - Tinak Montel A & C o J Allager (V) Guerrers (m) Pose		Perser sur	Re a 🛊		l(mA)	P(mW)	
- Tinal Köndl - Tinal Köndl View Toole Window H - A & C o Auge (M) Cuarrent (m) Pare 1.7		Power sur Total estimated pow	nmary: wer consumption:		I(mA)	P(mW) 123	
	14p	Perser sun Total estimated por	er consumption:		ItmAy	P(oW) 123	
		Perser sus Total estimated por Vecint 1	nmany: wer consumption: 1.80V :		l(mA) 64	P(mW) 123 116	
- Tinat Morel - Tinat Morel View Tools Window H 	Image: Solution Image: Sol	Power sur Total estimated por Vecint 1 Veco33 3	wary: wer consumption: 1.80V: 3.30V:		1(mA) 64 2	P(mW) 1123 116 7	
- Tinel Mondaw - Tinel Mondaw View Tools Windaw + M & C or 18 18 18 18 19 19 19 19 19 19 19 19 19 19	Image Image <th< td=""><td>Power sus Total estimated pow Vecint 1 Veca33 3</td><td>mary: wer consumption: .30V:</td><td></td><td>1(mA) 64 2</td><td>P(mW) 123 116 7</td></th<>	Power sus Total estimated pow Vecint 1 Veca33 3	mary: wer consumption: .30V:		1(mA) 64 2	P(mW) 123 116 7	
Auge (V) Current (m. Per T.E. 4547 33 300 200 500 10	1400 140 14	Power sur Total estimated pow Vecint 1 Vece33 3 Clock	mmary: wer consumption: 1.80V: 3.30V: ks:		I(mA) 64 2 41	P(mW) 123 116 7 74	
	1400 1400 1400 1400 1500 1700	Power sur Total estimated pow Vecint I Vecoit J pow Check Input	wer consumption: 1.80V: 3.30V: ks: ts:		I(mA) 64 2 41 8	P(mW) 123 116 7 74 15	
	Imp Imp Imp	Perser sun Total estimated por Vecint 1 Veco33 3 Cloci Input Logi	amary: wer consumption: .80V: .30V: ks: ks: ks: e:		I(mA) 64 2 41 8 0	P(mW) 123 126 7 74 15 0	
- Tinai Morell - Tinai Morell View Tools Window + 	Imp Imp Imp	Power sus Total estimated pow Vecint 1 Veco33 3 Clock Input Logi Output	annary: are consumption: 1.80V: 1.30V: ks: ks: ks: ks: hs: hs: hs: hs: hs: hs: hs: h		RmA) 64 2 41 8 0	P(mW) 123 116 7 74 15 0	
- Toole Window + - Toole Window + 	Hep Hep K KY 400 500 500 500 500 500 500 500	Power sur Total estimated pow Vecint 1 Veco33 3 Chei Logi Outpu Veco	amary: ver consumption: 1.80V: 3.30V: ks: ks: ks: is: is: is: is:		I(mA) 64 2 41 8 0	* 12 at 22 P(mW) 123 116 7 74 15 0 0 0	
Auge (V) Current (m) Par 18 45 47 18 45 47	S S	Power sur Total estimated pow Vecint 1 Veco33 Clock Input Logi Outpu Veco Signa	munary: over consumption: 1.80Vr 3.30V: ks: ks: ks: ks: hts: lab:		I(mA) 64 2 41 8 0 0 0	• 10 of 22 P(mW) 123 116 7 74 15 0 0 0 0 0 0	
	140 140 140 140 150 170 170 170 170 170 170 170 17	Power sur Total estimated pow Vecial 4 Veco33 Clack Input Logi Output Veco Signa	wer consumption: .80V: 3.30V: ks: ts: ts: ts: ts: ts: ts: ts: t		I(mA) 64 2 41 8 0 0 0	* 18 .44 22 P(mW) 123 116 7 74 15 0 0 0 0 0 27	
	Image: Control of the second	Perser sus Total estimated por Vecint I Veca3 3 Clock Input Logi Output Veca Signa Quiescent Ve Output Veca	amary: ver consumption: .89V: 3.30V: ks: ts: ts: is: is: is: is: is: is: is: i		I(mA) 64 2 41 8 0 0 0 15 2	* it at 22 ***********************************	
- Jinai Morell - Jinai Morell View Tools Window H 	Imp Imp Imp	Person sum Total estimated por Vecint J Veca3 3 Clock Input Logi Outpu Vece Signs Quiescent Ve Quiescent Vec	mmary: wer consumption: .80V: .330V: ks: ds: is: is: is: is: is: is: is: is: is: i		I(mA) 64 2 41 8 0 0 0 15 2	P(mW) 123 126 7 74 15 0 0 0 0 27 7	
	Imp Imp Imp	Power su Total estimated pow Vecint 1 Veco33 3 Clock Inge Owipu Logi Owipu Veco Signa Quiescent Vec Quiescent Vec	amary: ver consumption: 3.30V: 3.30V: ke: e: e: e: ats: ke: ats: ke: ats: ke: ats: ke: ats: ke: ats: ke: ats: ke: ats: ke: ats: ke: ats: ke: ats: ke: ats: ke: ats: ke: ats: ke: ats: ke: ats: ke: ats: ats: ats: ats: ats: ats: ats: ats		RmA) 64 2 41 8 0 0 0 15 2	P(mW) 123 116 7 74 15 0 0 0 0 27 7 7	
Const About	Imp Imp Imp	Power sur Total estimated pow Vecint 1 Veco33 3 Clock Input Desp Output Veco Signs Quiescent Vec Quiescent Vec	mmary: wer consumption: 1.80V: 3.30V: ks: ds: ds: ds: ds: ccint 1.80V: cc33 3.30V:		I(mA) 64 2 41 8 0 0 0 15 2	P(mW) 123 116 7 74 15 0 0 0 0 0 27 7	
Constituted in the second		Power sur Total estimated pow Vecial 4 Veco33 Clock Inpu Logi Outpu Veco Signa Quiescent Vec Quiescent Vec	muary: wer consumption: 1.80V: 3.30V: ks: ks: ks: ks: hs: hs: hs: hs: hs: hs: hs: h		RmA) 64 2 41 8 0 0 0 15 2	* 18 .4 22 P(mW) 123 116 7 74 15 0 0 0 0 0 27 7	
	Image: Source of the second	Power sur Total estimated pow Vecint I Veca3 3 Clock Input Outpo Outpo Veca Signa Quiescent Vec Quiescent Veca	amaty: ver consumption: .80V: 3.30V: ks: ts: ts: ts: is: is: is: is: is: is: is: i		I(mA) 64 2 41 8 0 0 0 15 2	P(mW) 123 136 7 74 15 0 0 0 0 27 7 7	
	Imp Imp Imp	Power su Total estimated pow Vecint I Veco33 3 Clock Ings Owips Uegs Owips Veco Signa Quiescent Vec Quiescent Vec Statimated	amary: ver consumption: .80V: .30V: .80V: .30V: .80V: .333 .81:		I(m4) 64 2 41 8 0 0 0 15 2	P(mW) 123 126 7 74 15 0 0 0 0 0 27 7 7	
Correct 5. The costs cost	Imp Imp Imp	Power sur Total estimated pow Vecint 1 Veco33 3 Clock Input Output Veco Signs Quiescent Vec Quiescent Vec Stanated A	mmary: wer consumption: 1.80V: 3.30V: ks: ks: ks: ks: ks: ks: ks: ks: ks: ks		I(mA) 64 2 41 8 0 0 0 0 15 2	P(mW) 123 116 7 74 15 0 0 0 0 0 27 7 2 7 227 25C	
		Power sum Total estimated pow Veciat 1 Veca3 3 Clock Input Logi Outpu Veca Signa Quiescent Vec Quiescent Vec The Estimated A	ermal summary: i and i		RmA) 64 2 41 8 0 0 0 15 2	* R .4 22 P(mW) 123 116 7 74 15 0 0 0 0 0 0 27 7 27C 25C 27C 25C 27C	
Ange (M) Connert in Part Ange (M) Co		Power sum Total estimated pow Vecial I Veca3 3 Clock Input Logi Outpu Veca Signa Quiescent Vec Quiescent Vec The Estimated A	ermal summary: abient temperature: tablect temp: Case temp: Theta J.A:		RmA) 64 2 41 8 0 0 0 15 2	* R .4 22 P(mW) 123 116 7 74 15 0 0 0 0 0 0 27 7 27C 25C 27C 17CW	
A start tord: Your Tools Window + A & & Your Tools Window + A & A	Imp Imp Imp	Power sur Total estimated pow Vecint 1 Veco33 Clock Input Outpu Veco Signs Quiescent Vec Quiescent Vec Stanated A	maary: wer consumption: .80V: .3.30V: .80V: .3.30V:		I(mA) 64 2 41 8 0 0 0 0 15 2	P(mW) 123 116 7 74 15 0 0 0 0 0 27 7 27 25 27 25 27 25 27 27 27 27 27 27 27 27 27 27 27 27 27	
A mark torrel Ynee Tools Window + A & & Tools Window + A & A &		Power sur Total estimated pow Vecint I Veco33 J Chei Japa Outpu Veco Signa Quiescent Vec Quiescent Vec Stimated A	maary: ver consumption: 1.80V:		I(mA) 64 2 41 8 0 0 0 15 2	22 P(mW) 123 116 7 7 4 15 0 0 0 0 0 0 0 27 7 27 27 25C 27C 25C 27C 17CW	
A source of the second se	S S	Power sur Total estimated pow Vecint 1 Veco33 Clock Input Dogi Outpu Veco Signs Quiescent Vec Quiescent Vec Signs An Estimated A	maary: wer consumption: 1.80V: 3.30V: ks: ds: is: is: is: is: is: is: is: is: is: i		I(mA) 64 2 41 8 0 0 0 0 15 2	* it at 22 P(mW) 123 116 7 74 15 0 0 0 0 0 0 27 7 27C 25C 27C 17C/W	
Ange (M) Correct in Par Ange (M) Correct in Par 1 3 43 7 3 3 500 2 00 1 5 43 7 3 3 500 2 00 9 0 1 8 1 8	S S Imp Imp	Percepting Network Sea	ermal summary: case temp: tableat temp: Case temp: Theta J.A: mutary:		КтА) 64 2 41 8 0 0 0 15 2	* R .4 22 P(mW) 123 116 7 74 15 0 0 0 0 0 0 27 7 27C 25C 27C 17CW	



Comparision of Results:

Table 1:Comparision of Power dissipation, Delay and Gate Count for S27 Benchmarck Circuit

For	S27	Power(mW)	Delay(ns)	Gate Count
Benchmark ci	ircuit			
Existing architecture LFSR	with	139	8.040	494
Modified architecture BS LFSR	with	123	6.175	132

Table 2: Comparision of Power dissipation, Delay and Gate Count for S208 Benchmarck Circui

For	S208	Power(mW)	Delay(ns)	Gate Count
Benchmark c	ircuit			
Existing		146	8.270	774
architecture	with			
LFSR				
Modified		126	6.598	189
architecture	with			
BS LFSR				

Table 3: Comparision of Power dissipation, Delay and Gate Count for S298 Benchmarck Circuit

For	S298	Power(mW)	Delay(ns)	Gate Count
Benchmark c	ircuit			
Existing architecture LFSR	with	170	8.578	1018
Modified architecture BS LFSR	with	149	8.116	767s

The power consumption and gate count that is area are optimised in the proposed model when compared with the existing architecture.

We have performed testing for three benchmarks namely s27 ,s208 and s298 in all the cases power consumption is reduced.

CONCLUSION AND FUTURESCOPE

The proposed approach aims at the concept reduced switching activity and toggling to reduce power consumption using bit swapping technique in LFSR. It is achieved by generation of non recursive test patterns by choosing proper architecture of the PRPG. The basic architecture is added with additional blocks to achieve granularity in the toggling ratio. PRPG consumes less power during testing by taking the benchmark circuit S27. In the future, power Investigation of LFSRS, Random memory access test and System on chip (soc) memory test can be implemented reduced by modifying internal architecture with reduced complexity. The simulation results show the generated pattern for the applied seed vector. This paper presents the implementation with regard to VHDL language. Synthesizing and implementation of source code is carried out on Xilinx - Project Navigator, ISE 12.3i suite. The power reports show that the proposed TOSE architecture optimizes power by 15 to 20%.

ACKWOLEDGMENT

Ms.S.Sajida would like to thank Mr. C. Ravi Shankar Reddy, Lecturer, who had been guiding through out to complete the work successfully, and would also like to thank the HOD, ECE Department and other Professors for extending their help & support in giving technical ideas about the paper and motivating to complete the work effectively & successfully.



 ISSN: 2277-9655

 [Sajida* et al., 5(10): October, 2016]

 ICTM Value: 3.00

 CODEN: IJESS7

 REFERENCES

- [1] Michał Filipek, Grzegorz Mrugalski, Senior Member, IEEE, Nilanjan Mukherjee, Sr. Member, IEEE, Benoit Nadeau Dostie, Sr. Member, IEEE, Janusz Rajski, Fellow, IEEE, Je drzej Solecki, and Jerzy Tyszer, Fellow, IEEE "Low-Power Programmable PRPG With Test Compression Capabilities",2015.
- [2] A. S. Abu-Issa and S. F. Quigley, "Bit-swapping LFSR for low-power BIST," Electron. Lett., vol. 44, no. 6, pp. 401–402, Mar. 2008.
- [3] D. Das and N. A. Touba, "Reducing test data volume using external/ LBIST hybrid test patterns," in Proc. Int. Test Conf. (ITC), 2000, pp. 115–122.
- [4] R. Dorsch and H. Wunderlich, "Tailoring ATPG for embedded testing," in Proc. Int. Test Conf. (ITC), 2001, pp. 530–537.
- [5] K. Ichino, T. Asakawa, S. Fukumoto, K. Iwasaki, and S. Kajihara, "Hybrid BIST using partially rotational scan," in Proc. 10th Asian Test Symp. (ATS), 2001, pp. 379–384.
- [6] A. Jas, C. V. Krishna, and N. A. Touba, "Weighted pseudorandom hybrid BIST," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 12, pp. 1277–1283, Dec. 2004.
- [7] C. V. Krishna and N. A. Touba, "Reducing test data volume using LFSR reseeding with seed compression," in Proc. Int. Test Conf. (ITC), 2002, pp. 321–330.
- [8] S. Gerstendorfer and H. Wunderlich, "Minimized power consumption for scan-based BIST," in Proc. Int. Test Conf. (ITC), 1999, pp. 77–84.
- [9] S. Wang and S. K. Gupta, "LT-RTPG: A new test-per-scan BIST TPG for low switching activity," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 8, pp. 1565–1574, Aug. 2006.
- [10] P. Girard, N. Nicolici, and X. Wen, Ed., Power-Aware Testing and Test Strategies for Low Power Devices. New York, NY, USA: Springer-Verlag, 2010.
- [11] A.-W. Hakmi, S. Holst, H. Wunderlich, J. Schloffel, F. Hapke, and A. Glowatz, "Restrict encoding for mixed-mode BIST," in Proc. 27th IEEE VLSI Test Symp. (VTS), May 2009, pp. 179–184.
- [12] A.-W. Hakmi et al., "Programmable deterministic built-in self-test," in Proc. IEEE VLSI Test Symp. (VTS), Oct. 2007, pp. 1–9, paper 18.1.